




1 / 22



**FIG. 1A** ~ add "memory"




**FIG. 1B** ~ add "memory" + "circuit" +



**FIG. 2** add "memory"

**FIG. 3B**



add "ADDRESS"  
(or "DECODER" → "ADDR DEC"  
is not enough room



**FIG. 3A** "DECODER" → "ADDR DEC"  
add "MEMORY" x 2

4 / 22


**FIG. 5**



**FIG. 6**


ADD "MEMORY",  
 STRIKE "T" in "RECT"

5 / 22




WRITE DATA PATH CONTROL

**FIG. 7** add" MEMORY



**FIG. 8**


7 / 22



**FIG. 12**

add "R"

11 / 22



**FIG. 17A**

add "P"  
 add "ADDRESS BUS"

12 / 22




FIG. 17B

change "BIT" → "READ DATA BIT"